

## FEATURES

- Operation from DC to 3.2 MHz
- Low Power <2mA @ 5V and 4MHz
- Standard Power Supplies: +5V, GND
- Programmable Word Length, Stop Bits and Parity
- Automatic Data Formatting and Status Generation
- Compatible with Industry Standard UART's
- Crystal Operation—IM6403



## CMOS/LSI UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART) IM6402/6403

### GENERAL DESCRIPTION


The IM6402 and IM6403 are CMOS/LSI subsystems for interfacing computers or microprocessors to an asynchronous serial data channel. The receiver converts serial start, data, parity and stop bits to parallel data verifying proper code transmission, parity, and stop bits. The transmitter converts parallel data into serial form and automatically adds start, parity, and stop bits. The data word length can be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The stop bits may be one or two or one and one-half when transmitting 5 bit code.

The IM6402 and IM6403 can be used in a wide range of applications including modems, printers, peripherals and remote data acquisition systems. CMOS/LSI technology permits operating clock frequencies up to 3.2 MHz (200K Baud) an improvement of 10 to 1 over previous PMOS UART designs. Power requirements, by comparison, are reduced from 300mw to 10mw. Status logic increases flexibility and simplifies the user interface.


The IM6402 differs from the IM6403 on pins 2, 17, and 40 as shown in the connection diagram. The IM6403 utilizes pin 2 as a control and pins 17 and 40 for an inexpensive crystal oscillator as shown on page 5. All other input and output functions of the IM6402 and IM6403 are as described.

### ORDERING INFORMATION


#### CIRCUIT MARKING AND PRODUCT CODE EXPLANATION



### CONNECTION DIAGRAM




### PACKAGE DIMENSIONS



NOTE:

PIN	IM6402	IM6403
2	N/C	CONTROL
17	RRC	OSC IN
40	TRC	OSC OUT



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage		+7.0V
Input or Output Voltage Applied		GND -0.3V to $V_{CC}+0.3V$
Storage Temperature Range		-65°C to +150°C
Operating Temperature Range	IM6402I	-40°C to +85°C
	IM6402M	-55°C to +125°C

## DC CHARACTERISTICS $V_{CC} = 5.0V \pm 10\%$ , $T_A =$ Operating Temperature Range

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	$I_{CC}$	$V_{IN} = GND$ or $V_{CC}$ ; Output Open $T_A = 25^\circ C$		1.0		$\mu A$
Logical "1" Input Voltage	$V_{IH}$		$V_{CC}-2.0$			V
Logical "0" Input Voltage	$V_{IL}$				0.8	V
Input Leakage	$I_{IL}$	$0V \leq V_{IN} \leq V_{CC}$	-1.0		1.0	$\mu A$
Input Capacitance	$C_{IN}$			5.0	8	pF
Logical "1" Output Voltage	$V_{OH2}$	$I_{OUT} = 0$	$V_{CC}-0.01$			V
Logical "1" Output Voltage	$V_{OH1}$	$I_{OH} = -0.2$ mA	2.4			V
Logical "0" Output Voltage	$V_{OL2}$	$I_{OUT} = 0$			GND +0.01	V
Logical "0" Output Voltage	$V_{OL1}$	$I_{OL} = 2.0$ mA			0.45	V
Output Leakage	$I_O$	$0V \leq V_O \leq V_{CC}$	-1.0		1.0	$\mu A$
Input Capacitance	$C_{IN}$			7.0	8.0	pF
Output Capacitance	$C_O$			8.0	10.0	pF

## AC CHARACTERISTICS $V_{CC} = 5.0V$ , $T_A = 25^\circ C$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Clock Frequency	$f_{clock}$		D.C		3.2	MHz
Pulse Widths CRL, DRR, TBRL	$t_{pw}$	See switching time waveforms 1, 2, 3		200		ns
Pulse Width MR	$t_{pw}$			500		ns
Input Data Setup Time	$t_{SET}$			100		ns
Input Data Hold Time	$t_{HOLD}$			100		ns
Output Propagation Delays	$t_{pd}$				200	

## SWITCHING WAVEFORMS




FIGURE 1.

DATA INPUT CYCLE




FIGURE 2.

CONTROL REGISTER LOAD CYCLE





FIGURE 3.

STATUS FLAG OUTPUT DELAYS  
OR DATA OUTPUT DELAYS

## FUNCTIONAL BLOCK DIAGRAM




## TRANSMITTER OPERATION

The transmitter section accepts parallel data, formats it and transmits it in serial form on the TRO output terminal.

(A) Data is loaded into the transmitter buffer register from the inputs TR1 through TR8 by a logic low on the TBRLoad input. Valid data must be present at least  $t_{SET}$  prior to and  $t_{HOLD}$  following the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TR1. (B) The rising edge

of TBRL clears TBREmpty.  $\frac{1}{2}$  to  $1\frac{1}{2}$  clock cycles later data is transferred to the transmitter register and TREmpty is cleared.  $\frac{1}{2}$  cycle later transmission starts. Output data is clocked by TRClock. The clock rate is 16 times the data rate.  $\frac{1}{2}$  clock cycle later TBREmpty is reset to a logic high. (C) A second pulse on TBRLoad loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins one clock cycle later.




TRANSMITTER TIMING (NOT TO SCALE)

## RECEIVER OPERATION

Data is received in serial form at the RInput. When no data is being received, RInput must remain high. The data is clocked through the RRClock. The clock rate is 16 times the data rate. (A) A low level on DRReset clears the DReady line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most


significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OError indicates overruns. An overrun occurs when DReady has not been cleared before the present character was transferred to the RBRegister. (C)  $\frac{1}{2}$  clock cycle later DReady is reset to a logic high, PError and FError are evaluated. A logic high on FError indicates an invalid stop bit was received, a framing error. A logic high on PError indicates a parity error.



## START BIT DETECTION

The receiver uses a 16X clock for timing. (A) the start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The


center of the start bit is defined as clock count  $7\frac{1}{2}$ . If the receiver clock is a symmetrical square wave, the center of the start bit will be located within  $\pm\frac{1}{2}$  clock cycle,  $\pm\frac{1}{32}$  bit or  $\pm 3.125\%$  giving a receiver margin of 46.875%. The receiver begins searching for the next start bit at the center of the first stop bit.



## IM6403 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER WITH ON CHIP 11 STAGE DIVIDER

The IM6403 differs from the IM6402 only on three inputs, TRC, RRC, and pin 2. All other inputs function as described for the IM6402.


Outputs DR and TBRE are not three-state, but are always active.



The divider chain output acts as a 16X clock to both the receiver register and transmitter register. Consequently both receiver and transmitter operate at the same frequency. The TRClock and RRClock inputs are used for a crystal oscillator while pin 2 controls the number of divider stages.

The on chip divider and oscillator allow an inexpensive crystal to be used as a timing source rather than additional circuitry such as baud rate generators. For example, a color TV crystal at 3.579545MHz results in a baud rate of 109.2 Hz for an easy teletype interface.

## INTERFACING WITH THE IM6100 MICROPROCESSOR



## PIN ASSIGNMENT AND FUNCTIONS

PIN	SYMBOL	FUNCTION
1	V <sub>CC</sub>	+5 Volts Supply
2	IM6402-N/C IM6403-Control	No Connection
3	GND	Ground
4	RRD	A High level on RECEIVER REGISTER DISABLE forces the receiver holding register outputs RBR1-RBR8 to a high impedance state.
5-12	RBR8-RBR1	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1.
13	PE	A high level on PARITY ERROR indicates received parity does not match parity programmed by control bits. When parity is inhibited this output is low.
14	FE	A high level on FRAMING ERROR indicates the first stop bit was invalid.
15	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register.
16	SFD	A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.
17	IM6402-RRC IM6403-OSC IN	The RECEIVER REGISTER CLOCK is 16X the receiver data rate.
18	DRR	A high level on DATA RECEIVED RESET clears the data received output DR, to a low level.
19	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.
20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.
21	MR	A high level on MASTER RESET clears the receiver buffer register outputs, PE, FE, OE, and DRR to a low level and sets the transmitter output to a high level.
22	TBRE	A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data.
23	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL indicates data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted end to end.
24	TRE	A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits.
25	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.
26-33	TBR1-TBR8	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8 bits the TBR8, 7, and 6 inputs are ignored corresponding to the programmed word length.
34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
35	PI	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces FE output low.
36	SBS	A high level on STOP BIT SELECT selects 1.5 stop bits for 5 character format and 2 stop bits for other lengths.
37-38	CLS2-CLS1	These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5 bits) (CLS1 high CLS2 low 6 bits) (CLS1 low CLS2 high 7 bits) (CLS1 high CLS2 high 8 bits)
39	EPE	When P1 is low a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity.
40	IM6402-TRC IM6403- OSCOUT	The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.